Papers by Zhirong Chen
ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (2026.acl-long)
Copied to clipboard
Zhirong Chen, Kaiyan Chang, Zhuolin Li, Cangyuan Li, Xinyang He, Chujie Chen, Mengdi Wang, Haobo Xu, Yinhe Han, Huawei Li, Ying Wang
| Challenge: | Existing approaches to optimize Register-Transfer Level (RTL) code fail to simultaneously optimize functional correctness and hardware efficiency metrics such as Power, Performance, and Area (PPA). |
| Approach: | They propose a hierarchical reward based reinforcement learning framework that integrates direct feedback from EDA simulators and synthesis tools into a reward mechanism. |
| Outcome: | The proposed framework integrates direct feedback from EDA simulators and synthesis tools into a hierarchical reward based reinforcement learning framework. |
CodeV: Issue Resolving with Visual Data (2025.findings-acl)
Copied to clipboard
Linhao Zhang, Daoguang Zan, Quanshun Yang, Zhirong Huang, Dong Chen, Bo Shen, Tianyu Liu, Yongshun Gong, Huang Pengjie, Xudong Lu, Guangtai Liang, Lizhen Cui, Qianxiang Wang
| Challenge: | Large Language Models (LLMs) have expanded to more complex repository-level tasks. |
| Approach: | They propose a first approach to leveraging visual data to enhance the issue-resolving capabilities of Large Language Models (LLMs) they demonstrate the effectiveness of CodeV and provide valuable insights into leveraging visualization to resolve GitHub issues. |
| Outcome: | The proposed approach improves the issue-resolving capabilities of Large Language Models (LLMs) by using visual data. |